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Quote
"Sleds are for suckers! Just ride on my gut!"
-Jake the Dog
Ai miei genitori.
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Chapter 1
Introduction
1.1 Auxiliary power supply for cascaded converter
submodules
Cascaded-bridge converters, i.e. converters consisting of a large number of identical
submodules, have recently shown to be a very promising solution for many high-
voltage high-power grid applications, such as:
• modular multilevel converters (M2C) for high-voltage direct-current transmis-
sion (HVDC) [1, 2, 3, 4, 5];
• supplies for electric railway systems [6, 7];
• cascaded H-bridge converters (CHB) [8] for flexible AC transmission system
(FACTS) applications.
One of the prominent advantages of cascaded converters is the splitting of the volt-
age blocking capability among the converter submodules, making series connection
of devices in a single valve unnecessary. A simplified schematic diagram of a M2C,
implemented with half-bridge submodules, is shown in Figure 1.1. The submodule
schematic, which includes GDUs and the power supply unit (PSU) is also shown.
For high-voltage applications there is an incentive to increase the voltage block-
ing capability of each submodule in order to reduce the number of submodules and
the per-submodule associated costs. As the submodule voltage blocking capability
is increased certain issues become harder to address, even in cases where series-
connection is not used within the valves. One such issue is the supply of power
to gate driver units (GDUs) and control circuitry. These auxiliary power supplies,
which have an influence on the reliability and efficiency of the complete converter
system, have not been developed properly.
The auxiliary power requirement for M2C [9, 10, 11] submodules depends on the
specific submodule topology and the switching device. The power consumption
of a GDU ranges from few watts for an Insulated Gate Bipolar Transistors (IG-
BTs) switch to a few tens of watts for an Integrated Gate Commutated Thyristors
(IGCTs). By considering also the power requirement for the control and communi-
cation circuitry, the overall power requirement for a submodule equals 5− 100W.
The PSU of each submodule must provide the power as quickly as possible, es-
pecially at low energy levels, in order to allow the investigation of fault conditions
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Figure 1.1: Modular multilevel converter topology with half-bridge submodule show-
ing auxiliary power supply unit (PSU) and gate drive units (GDU).
and erroneous behavior in the submodule at non-dangerous conditions. Furthermore,
the PSU should be sufficiently reliable so that the failure rate of the submodule is
not appreciably reduced.
Since the voltage across the main DC capacitor of the submodule could be few
kilovolts, the design of the PSU could not be trivial. The use of low-power high-
voltage large step-down ratio converters have been limited to special applications,
which are not commonly available.
The tapped-inductor buck (TI-buck) converter [12] is a suitable solution for the
application of interest. This converter topology allows for an auxiliary converter
with only one high-voltage valve, which features autonomous operations [13]. Fur-
thermore, the TI-buck could find use as an efficient and reliable auxiliary power
supply in cascaded bridge converters.
The TI-buck converter implements only the first stage of the PSU, where the voltage
is converted from several kilovolts to roughly 100V. The second stage of the PSU
consists of a secondary converter, which features an output voltage which satisfies
the specific GDU requirements, e.g. 24V. The presence of a second stage relaxes the
requirements on the TI-buck output voltage waveform, i.e. high variability of the
output voltage is tolerated. Since the secondary converter features common specifi-
cations, it can be implemented with a standard step-down converter with galvanic
isolation.
The studied TI-buck converter operates in discontinuous conduction mode (DCM)
and the high-side switch is operated in a fixed peak-current mode. Therefore, at each
switching cycle a nearly constant energy is delivered to the output. Therefore, the
output voltage can be controlled by varying the switching frequency, i.e. by using a
Pulse Frequency Modulation (PFM).
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1.2 Project description
The department of Electrical Energy Conversion at the KTH Royal Institute of
Technology is focused on research and education in power electronics and electrical
machines and drives. One research area is focused on cascaded-bridge converters for
high-voltage high-power grid applications.
A large step-down ratio tapped-inductor buck converter auxiliary power supply for
cascaded converter submodules has been developed with main focus on the high-side
valve design [13] and the tapped inductor design [14].
The present project is focused on improving the TI-buck converter, specifically:
• deepen the study of the converter, both static and dynamic analysis;
• design a closed-loop output voltage control system, which uses the switching
frequency as a control variable, i.e. Pulse Frequency Modulation (PFM);
• implement the control system with a low-power micro-controller;
• build and test a scaled prototype of the converter;
• analyze and achieve the start-up of the converter.
The project is described in detail in the present report, which is organized as follow:
Chapter 1: Introduction
Chapter 2: Large step-down ratio TI-buck converter
The converter is described in detail and an average output current model is
proposed.
Chapter 3: Closed-loop control design
The design of the closed-loop output voltage control system with a micro-
controller implementation is illustrated.
Chapter 4: Experimental verification
The results of the converter testing are shown and a solution for the start-up
is illustrated.
Chapter 5: Conclusion
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Chapter 2
Large step-down ratio TI-buck
converter
2.1 Topology considerations
Buck converter
There is a multitude of non-isolated step-down converter topologies that can be con-
sidered for this application. The first topology considered for a non-isolated step-
down converter is the buck converter, shown in Figure 2.1. However, in high-voltage,
low-power applications, the buck converter has some significant drawbacks. Espe-
cially, both the switch and the diode must be able to block the input voltage
vˆS = vi (2.1a)
vˆD = vi (2.1b)
where vˆS denotes the maximum voltage stress of the switch and vˆD denotes the
maximum voltage stress of the diode.
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Figure 2.1: Buck converter topology.
Tapped-inductor buck converter
Unlikely the standard buck converter, the TI-buck converter topology, shown in
Figure 2.2, allows to greatly reduce the stress of the diode, thanks to the tapped-
inductor transform action. On the other hand, the voltage stress of the switch is
increased, but since this is an large step-down ratio application, where vi >> vo,
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this is not a relevant drawback. The maximum voltage stress of the switch and the
diode can be expressed as
vˆS = vi +Nvo (2.2a)
vˆD = vi +
1
1 +N
(vi − vo) (2.2b)
where the factor N = N1
N2
denotes the turns ratio of the tapped-inductor. These
relations are shown graphically in Figure 2.3.
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Figure 2.2: Tapped-inductor buck converter topology.
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Figure 2.3: Illustration of the relation between turns ration N = N1
N2
, input voltage
vi, output voltage vo, switch voltage stress vˆS and diode voltage stress vˆD.
The TI-buck converter topology allows another considerable advantage. If the diode
is replaced with a synchronous rectifier, then it is possible to turn on the main
switch with zero voltage switching (ZVS) [15, 16]. The ZVS condition is achieved
by turning on the synchronous rectifier before turning on the main switch, which
allows to store energy in the tapped-inductor. As soon as the synchronous rectifier
is turned off, a resonance between the tapped-inductor and the main switch snubber
capacitance decreases the voltage over the main switch, until it is reverse biased. An
in-depth description of the TI-buck operation is presented in Section 2.2. Figure 2.4
shows the TI-buck converter with current injection topology.
In the studied TI-buck, developed in [13, 14], the ZVS condition is sensed by the
main switch, which turns on autonomously. Furthermore, by operating in peak-
current mode, the main switch can turn off independently, becoming a completely
autonomous device. A detailed description of the main switch operation is presented
in Section 2.3.
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Figure 2.4: Tapped-inductor buck converter with current injection topology.
Component stress
With reference to Figure 2.4, equations (2.2a) and (2.2b) become
vˆS1 = vi +Nvo (2.3a)
vˆS2 = vo +
1
1 +N
(vi − vo) (2.3b)
where vˆS1 denotes the maximum voltage stress of the main switch and vˆS2 denotes
the maximum voltage stress of the synchronous rectifier.
By choosing an appropriate tapped-inductor turns ratio N , the voltage stress of
the synchronous rectifier (2.3b), also called low-side switch (LS-SW), can be greatly
reduced, if compared with (2.1b). Therefore, the LS-SW can be realized utilizing a
single high-voltage super-junction MOSFET.
Differently, the main switch, also called high-side switch (HS-SW), must be able
to block the input voltage plus N times the output voltage, according to (2.3a). A
high block capability can be achieved by series-connected switch devices. Therefore,
the HS-SW consists of Ncell switching cells, connected in series. Each cell contains
a high-voltage super-junction MOSFET, which must be able to block
vˆcell =
vi +Nvo
Ncell
(2.4)
By using several series-connected switching cells, the HS-SW can handle rather high
voltage stress. On the other hand, a high value of Ncell represent a challenge for the
HS-SW design. The requirements on the HS-SW cells turn-off synchronization are
strict, in order to achieve (2.4). A non-synchronized turn off leads to an unequal
distribution of the voltage stress through the cells, which can cause break-down fail-
ure of the MOSFETs, due to the excessive voltage stress. With the HS-SW design
adopted in the studied converter, Ncell is approximately limited to few units, e.g.
Ncell ≤ 10.
Since this is a low power application, the current stress of the components is not
a relevant issue. The converter operates in peak-current mode and the maximum
values of the currents are
iˆ1 =
Ip
1 +N
(2.5a)
iˆ2 = Ip (2.5b)
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where Ip denotes the peak output current. A high value of Ip can lead to the sat-
uration of the tapped-inductor magnetic core. Therefore, Ip must be limited to an
appropriate value.
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2.2 Converter operation
The analyzed TI-buck converter operates in discontinuous conduction mode DCM,
i.e. the current through the inductance is null at the beginning of each switching
cycle. Figure 2.5 shows the TI-buck converter during each operation, while Figure 2.6
shows the significant waveforms. With reference to these figures, the operation of
the studied TI-buck converter is described in the following.
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t0 - t1   Pre-charge t1 - t2   Resonant commutation interval
t2 - t3   Powering phase t3 - t4   Resonant commutation interval
t4 - t5   Freewheeling phase t5 - t0   Idling phase
i1 i2 i1 i2
i1 i2
i1 i2
i1 i2
i1 i2
Figure 2.5: Tapped-inductor buck converter operation states.
t0 − t1 Pre-charge
The pre-charge phase aims at storing energy in the tapped-inductor, which will flow
toward the main switch snubber capacitance, CS1, during the next phase, allowing
ZVS of the HS-SW.
At t0 the LS-SW, S2, is turned on. The voltage over L2 is reflected in the voltage
over L1, according to the tapped-inductor turns ratio. Therefore, the voltage over
the HS-SW, S1, quickly reaches the maximum value (2.3a).
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Figure 2.6: Waveform describing the converter operation.
The output current, i2, decreases linearly as
di2
dt
= − vo
L2
(2.6)
If the tapped-inductor coupling factor is less than unity, then there will be some
ringing between the primary leakage inductance and CS1.
t1 − t2 Resonant commutation interval
S2 turns off when i2 = −Ir, then the current decreases by a factor 11+N and flows
through both windings i = i1 = i2. A detailed description of the current behaviour
when S2 switches is given is Appendix A. A resonant commutation interval starts,
whereby energy is transferred between Ltot and CS1. With reference to Figure 2.7,
the resonant commutation interval is described by the following equations
i(t) = CS1
dvS1(t)
dt
(2.7a)
vL(t) = Ltot
di(t)
dt
(2.7b)
vi − vo = vS1(t) + LtotCS1 d
2
dt2
vS1(t) (2.7c)
Initial conditions
vS1(t1) = vi +Nvo (2.8a)
i(t1) = − Ir
1 +N
(2.8b)
The voltage across the high-voltage switch can be expressed as:
vS1(t) = VS1 sin(ω0t+ ϕ) + (vi − vo) (2.9)
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where:
VS1 = −
√
v2o(N+1)
2 +
Ltot
CS1
I2r
(1+N)2
(2.10a)
ω0 =
1√
LtotCS1
(2.10b)
ϕ = arctan
[
−
√
CS1
Ltot
vo(1+N)
2
Ir
]
(2.10c)
If the condition
|VS1| > vi − vo (2.11)
is verified, then the main switch S1 can be reverse biased and ZVS can be achieved.
S1
S2
CS1
L1 L2i(t)
vi
vo
vS1(t) vL(t)
Figure 2.7: Tapped-inductor buck converter during the resonant commutation inter-
val.
t2 − t3 Powering phase
The high-voltage switch S1 senses the reverse bias condition and turns on. Similarly
to a standard buck converter, during the powering phase the energy flows from the
input to the output. The current through the tapped-inductor increases as
di
dt
=
vi − vo
Ltot
(2.12)
t3 − t4 Resonant commutation interval
At a predetermined current level i = Ip
1+N
, S1 turns off autonomously. A resonant
commutation interval starts, whereby energy is transferred between Ltot and CS1.
The resonance is described by equations (2.7a), (2.7b) and (2.7c), with initial con-
ditions
vS1(t3) = 0 (2.13a)
i(t3) =
Ip
1 +N
(2.13b)
The voltage across the high-voltage switch increases as:
vS1(t) = V
I
S1 sin(ω0t+ ϕ
I) + (vi − vo) (2.14)
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where:
V IS1 =
√
(vi − vo)2 + Ltot
CS1
I2p
(1+N)2
(2.15a)
ϕI = arctan
[
−
√
CS1
Ltot
(vi − vo)(1+N)
Ip
]
(2.15b)
t4 − t5 Freewheeling phase
When S2 is reversed bias, the LS-SW body diode turns on, clamping the voltage
over S1 to (2.3a). The current i1 drops to zero and the current i2 increases by a
factor (1 +N) in order to maintain ampere-turn balance. Then, the output current
decreases linearly as (2.6).
t5 − t0 Idling phase
When the output current is null the LS-SW body diode turns off. Again, resonance
between Ltot and CS1 occurs, as described by (2.7a), (2.7b) and (2.7c), with initial
conditions
vS1(t5) = vi +Nvo (2.16a)
i(t5) = 0 (2.16b)
The voltage across the high-voltage switch evolves as:
vS1(t) = V
II
S1 sin(ω0t+ ϕ
II) + (vi − vo) (2.17)
where:
V IIS1 = vo(1 +N) (2.18a)
ϕII =
pi
2
(2.18b)
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2.3 Main switch operation
In the studied TI-buck, the HS-SW is a completely autonomous device, which oper-
ates in a fixed, pre-programmed, peak-current mode. Each switching cell can sense
the reverse bias condition and turn on. Differently, the turn off condition is sensed
by a current-sense resistor Rsense. When the current through the HS-SW reaches
the peak level, a Schmitt trigger provides the turn-off signal, which is propagated
through the switch cells as a logic level signal. Figure 2.8 shows a simplified schematic
of the HS-SW, while Figure 2.9 shows a simplified schematic of a switching cell.
Transistor Q2 consists in a high-voltage super-junction MOSFET, i.e. the switching
device of the cell, with high blocking capability. TerminalsN0÷P0 toNNcell−1÷PNcell−1
connects the switching devices of the cell in series, while terminals RIN_0÷ROUT_0
to RIN_Ncell−1÷ROUT_Ncell−1 propagates the turn off signal through the cells. The
+ and − terminals are the only external connections of the HS-SW.
In Figure 2.9 the ground symbol indicates the local ground of the single cell. The
local power supply of each switching cell consists in a capacitance, C4, which is
charged every switching cycle, during the reverse bias interval. The labels S and R
denote the set and the reset terminals of the SR-latch respectively.
reset
−
+
Rsense
-
0
RIN_0
ROUT_0
N
_0
P
_0
reset
1
RIN_1
ROUT_1
N
_1
P
_1
reset
Ncell-1
RIN_Ncell-1
ROUT_Ncell-1
N
_Ncell-1
P
_Ncell-1
+
Figure 2.8: Simplified schematic of the HS-SW, showing the switching cells (num-
bered from 0 to Ncell − 1), the current sense resistor and the comparator used for
the peak current control. The + and - terminals are the only external connections
of the HS-SW.
Since ZVS is achieved, a synchronized turn on of the switching cells is not needed,
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Figure 2.9: Simplified schematic of a switching cell. The ground symbol indicates the
local ground of the single cell. Transistor Q2 consists in a high-voltage super-junction
MOSFET.
because the components of the HS-SW are not stressed during the turn on. Differ-
ently, the requirements on the HS-SW cells turn-off synchronization are strict, in
order to achieve (2.4) and avoid damage of the components. A single cell causes
a propagation delay of the turn off signal toff , which is given by the sum of the
propagation delay of the diode D1, the NAND port A and the transistor Q1. In a
generic cell i, where 0 ≤ i ≤ Ncell − 1, when the NAND port A commutates during
the turn off (high-to-low transition), the NAND port B commutates after a time
tport_B, which is given by
tport_B_i = itoff −R5(C5_i + Cin_port)ln
(
VT−
VDD
)
(2.19)
where VT− and Cin_port are the negative threshold voltage and the input capacitance
of the NAND port B respectively.
The low-pass filter (R5, C5_i) aims to compensate the propagation delay of the
turn off signal through the cells, therefore the quantity
itoff −R5C5_iln
(
VT−
VDD
)
(2.20)
must be constant. The capacitance C5_i implements a different value in each cell
C5_i = (Ncell − 1− i)C5 (2.21)
Furthermore, by choosing R5 and C5 according to
toff = −R5C5ln
(
VT−
VDD
)
(2.22)
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the quantity (2.20) is constant.
This solution suffers for the tolerance of the components, e.g. value of resistance
and capacitance, logic threshold of the NAND ports, value of the propagation delay.
Therefore, this solution is not completely reliable.
The capacitance C2 relaxes the requirements on the cells turn-off synchronization.
During the turn-off, the slope of the voltage across the switching cell vpn and the
capacitance C2 are inversely proportional
dvpn
dt
∝ 1
C2
(2.23)
Therefore, with an appropriate value of C2, a non-synchronized turn-off of the cells
has a limited effect.
The operation of the studied TI-buck converter is described in the following.
Off state
The HS-SW is off and the voltage over the switch is blocked by the super-junction
MOSFET Q2.
Reverse bias interval
During the resonance commutation interval of the converter, as soon as the HS-SW
is reverse biased, the super-junction MOSFET body diode D2 turns on, connecting
the cell local ground voltage to the positive terminal Vp. As the resonance continues,
the negative terminal voltage Vn increases, providing local power supply VDD by
charging C4. The zener diode D4 clamps the local power supply to the desired value.
On state
For a certain value of Vn the SR-latch is set and the transistors Q2 and Q3 are turned
on. Q3 connects the N terminal to the cell local ground and the set signal drops to
zero, bringing back the SR-latch to the memory state.
Turn off
At a predetermined current level i = Ip
1+N
, the current-sense resistor Rsense pro-
vides the reset signal, which propagates through the cells via Rin and Rout. The
propagation delay is compensated by a low-pass filter (R5, C5_i) in the SR-latch.
20
2.4 Control strategy
Given the HS-SW implementation, the converter operation is fixed. The pre-programmed
turn-off current of the HS-SW means that each switching cycle delivers nearly con-
stant energy to the output. Therefore, the output voltage can be controlled by vary-
ing the switching frequency, i.e. by using a Pulse Frequency Modulation (PFM).
Figure 2.10 illustrates the concept of the adopted control method, while Figure 2.11
illustrates the PFM. Since the switching cycle is triggered by turning-on the LS-SW,
the PFM can be easily implemented by managing the LS-SW properly.
In the following Section, an average model of the studied converter is developed.
By using such average model, a closed-loop output voltage control system, which
uses the switching frequency as a control variable, can be designed and implemented.
TI-buck
converter
vofsw
Figure 2.10: Concept of the adopted control method. The output voltage can be
controlled by varying the switching frequency.
Figure 2.11: Example of Pulse Frequency Modulation (PFM). The LS-SW gate sig-
nal, S2(t), and the output current, i2(t), are shown at two different switching fre-
quencies.
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2.5 Average output current model
This Section describes a model of the converter based on the average output current
i2, which is given by
i2 =
1
Tsw
∫ Tsw
0
i2(t) dt (2.24)
where Tsw is the switching period.
The average output current model is developed for:
• an in depth study of the converter, aimed to obtain the conversion ratio M ,
defined as:
M =
vo
vi
(2.25)
• obtaining the small signal model of the converter, essential for the closed-loop
control design.
Given the studied TI-buck operation, the exact expression of i2 is complicated.
Therefore, an approximated expression is used instead. In order to have a good
approximation, the following statements must be true:
• the resonance commutation interval must be negligible if compared to the total
duration of the converter operation;
• the output voltage static ripple must be negligible, i.e. vo(t) ' vo .
Also the input voltage must be nearly constant during a switching period, which is
usually true in the application of interest. The waveform of the approximated output
current is shown in Figure 2.12.
-Ir
-Ir 11+N
Ip 1
1+N
Ip
di2
dt =-
vo
L2
di2
dt =-
vo
L2
di2
dt =
vi-vo
Ltot
Figure 2.12: Waveform of the approximated output current.
From the approximated expression, the average output current can be expressed as
i2 = fsw
L2
2
(I2p − I2r )
[
1
vo
+
1
vi − vo
]
(2.26)
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where Ip and Ir are the positive and the negative peak output current respectively.
The relation:
L2 =
1
(1 +N)2
Ltot (2.27)
has been used in order to obtain (2.26). A description of the tapped-inductor prop-
erties is presented in Appendix A.
Figure 2.13 shows the average output current model of the studied converter, which
simply consists in the non-linear current source i2 connected to the output capaci-
tance Co and the load RLOAD .
i2
_
vo
Co RLOAD
_
Figure 2.13: TI-buck average output current model.
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2.6 Control characteristic
The control characteristic shows the conversion ratio M = vo
vi
as function of the
control variable, i.e. as function of fsw in the studied converter.
The expression (2.26), with the average output current expressed as i2 = voR
LOAD
,
leads to the relation
M2(1−M) = fsw
fnorm
(2.28)
where
fnorm =
[
L2
2
R
LOAD
v2i
(I2p − I2r )
]−1
(2.29)
denotes the normalization frequency. Since this is an large step-down ratio applica-
tion, where vi >> vo, the term (1 −M) in the equation (2.28) can be neglected,
resulting in a explicit expression of the conversion ratio as a function of the ratio
between the switching frequency and the normalization frequency
M =
√
fsw
fnorm
(2.30)
Figure 2.14 shows the control characteristic of the converter, comparing (2.28) with
(2.30).
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Figure 2.14: Conversion ratio vs frequency ratio, which denotes the ratio between
the switching frequency and the normalization frequency. The solid curve shows a
numerical evaluation of (2.28), while the dashed curve shows a plot of (2.30).
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Another interesting expression to evaluate is the maximum conversion ratio achiev-
ableMmax. The studied converter operates in DCM, i.e. the output current is null at
the beginning of each switching cycle. This condition happens when the switching
period Tsw is greater than Tbusy, which denotes the sum of the intervals where the
converter operates (t0 − t5 in Figure 2.6). From Figure 2.12, Tbusy can be expressed
as
Tbusy =
L2(Ip + Ir)(1 +NM)
viM(1−M) (2.31)
The maximum conversion ratio achievableMmax occurs when the converter operates
in critical conduction mode, which is the boundary condition between continuous
conduction mode and discontinuous conduction mode. This condition happens when
the switching period Tsw is equal to Tbusy. Therefore, from (2.28) and (2.31)
fsw =
1
Tbusy
=⇒ 2v
2
iM
2
max(1−Mmax)
L2RLOAD(I
2
p − I2r )
=
viMmax(1−Mmax)
L2(Ip + Ir)(1 +NMmax)
=⇒ Mmax(1 +NMmax) =
R
LOAD
(I2p − I2r )
2vi(Ip + Ir)
=⇒ Mmax = − 1
2N
+
√
1
4N2
+
R
LOAD
(I2p − I2r )
2Nvi(Ip + Ir)
(2.32)
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2.7 Converter design
In this Section a basic design of the studied converter is shown. From the main
specification, i.e. input voltage, output voltage and output power, the converter is
designed. The components chosen in the following refers to the large step-down ratio
TI-buck converter analyzed in [13], which has the following specifications:
• input voltage vi: 3kV
• output voltage vo: 100V
• output power po: 70W
As described in Section 1.1, the converter must be able to operate at low input
voltage, in order to allow the investigation of fault conditions and erroneous behavior
in the submodule at non-dangerous conditions. Therefore, another specification must
be included:
• minimum input voltage vi: 250V
Switching devices
Firstly, the switching devices are chosen. A high blocking voltage capability is
needed. The super-junction MOSFET Infineon Cool MOS Power Transistor 17N80C3
is a good compromise between features and cost. Furthermore, this is a surface-
mount device, which helps the design of the printed circuit board of the converter.
The main features of this device is:
• drain-source breakdown voltage: 800V
• drain-source on resistance: 0.29Ω
This device is used both in the HS-SW switching cells and also as LS-SW.
Tapped-inductor turns ratio
The tapped-inductor turns ratio is chosen so that the power MOS drain-source
breakdown voltage matches the LS-SW voltage stress (2.3b). The chosen value is
N = 4.6 (2.33)
which imply a LS-SW voltage stress vˆS2 = 618V.
HS-SW switching cells
Once the tapped-inductor turns ratio is set, the number of switching cells in the
HS-SW is set according to the HS-SW voltage stress (2.3a). This voltage stress,
divided by the number of cells, must match the power MOS drain-source breakdown
voltage. A number of cells
Ncell = 6 (2.34)
is chosen, which imply a cell voltage stress vˆcell = 577V.
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Positive and negative peak output current
Starting from this point, the design procedure is explained as linearly as possible,
even though in reality some iterations could be needed. This is because 5 parameters
need to be set (Ip, Ir, CS1, Ltot and fsw) according to 5 constraints, which makes
the design procedure hard to be done linearly.
The analyzed converter must operate in discontinuous conduction mode. This con-
dition can be expressed as
Tbusy
Tsw
< 1 (2.35)
by substituting (2.26) for Tsw and (2.31) for Tbusy the DCM condition becomes
Tbusy
Tsw
=
2po(vi +Nvo)(kpr + 1)
vivoIr(k2pr − 1)
< 1 (2.36)
where kpr denotes the ratio between Ip and Ir. By choosing the pair of values
Ir = 8A (2.37a)
kpr = 2 =⇒ Ip = 16A (2.37b)
the DCM condition is always guaranteed, especially in the worst case, when the
input voltage is minimum and the converter operates at full output power
Tbusy
Tsw
≤ 0.5 (2.38)
The above-mentioned choice of Ip and Ir is the result of an iterative design pro-
cedure, which satisfies more constraints, described in the following.
HS-SW snubber capacitance
During the HS-SW turn-off, the snubber capacitance of a single cell CS_cell is charged
with constant current Ip
1+N
. Therefore, the voltage across each cell vpn increases with
constant slope
dvpn
dt
=
Ip
CS_cell(1 +N)
(2.39)
An error in the turn-off synchronization of the HS-SW cells tmismatch results in a
difference between the voltage across the cell at the end of the HS-SW turn-off
phase vmismatch
vmismatch = tmismatch
Ip
CS_cell(1 +N)
(2.40)
The snubber capacitance of a single cell CS_cell is set according to the last equation,
by setting tmismatch = 50ns, according to the variability of the propagation delay of
the turn off signal, and vmismatch < 50V
CS_cell = 3.3nF =⇒ CS1 =
CS_cell
Ncell
= 550pF (2.41)
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Tapped-inductor inductance
The tapped-inductor inductance must provide sufficient energy storage in order to
achieve the ZVS, according to (2.11). The chosen value is
Ltot = 13.4mH (2.42)
Furthermore, the tapped-inductor must feature a core saturation current greater
than Ip. A detailed description of the tapped-inductor design is given in [14].
Switching frequency
The value of the switching frequency can be obtained with sufficient accuracy from
equation (2.26)
fsw = 1.65kHz (2.43)
The exact value of the switching frequency is automatically set by the micro-
controller when the converter runs in closed-loop mode.
The resulting switching frequency also satisfies another constraint, which states that
fsw must be much less than the resonance frequency of Ltot and CS1, in order to
limit the duration of the resonance intervals compared to the switching period
fsw  ω0
2pi
=
1
2pi
√
LtotCS1
(2.44)
Thus, the converter design meets all the requirements.
Output capacitance
The output capacitance Co affects:
• the output voltage static ripple;
• the dynamic response of the converter, e.g. the evolution of the output voltage
after a step response of the load;
• the duration of the start-up procedure of the converter, discussed in Section
4.4.
A bigger output capacitance reduces the static ripple, but it also slows the dynamic
response and the start-up procedure of the converter. Therefore, a compromise be-
tween these features is needed. As discussed in Section 1.1, the analyzed converter
should start-up as quickly as possible, while a high variability of the output voltage
is tolerated.
An approximated expression of the peak-to-peak static ripple, which neglect the
change of the output voltage during the pre-charge phase, can be evaluated during
the idling phase, when the output voltage evolves as a basic RC circuit
vo(t) = (vo +
vripple
2
)e
− t
RloadCo (2.45)
where vripple denotes the static ripple of the output voltage. Since the idling phase
lasts for Tidling = Tsw − Tbusy, vripple can be expressed as
vripple =
2vo(1− e−β)
(1 + e−β)
(2.46)
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where
β =
Tsw − Tbusy
RloadCo
(2.47)
A static ripple vripple < 50V is required for this application. The chosen output
capacitance is
Co = 10µF (2.48)
which implies a static ripple vripple = 33.6V.
Conversion ratio vs switching frequency
Once the converter is designed, the conversion ratio can be evaluated according to
(2.28) or (2.30). Figure 2.15 shows the conversion ratio of the converter at 3 different
load conditions and the boundary between CCM and DCM. The x-axis shows fsw
instead of the ratio fsw
fnorm
so that the differences between different load conditions
become visible.
A zoom of the figure, which focus on the conversion ratio of interest M = 0.33
is shown in Figure 2.16. The switching frequency results:
• fsw = 1.65kHz at full output power;
• fsw = 825Hz at half output power;
• fsw = 413Hz at a quarter output power.
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Figure 2.15: Conversion ratio of the converter vs switching frequency.M is evaluated
at full output power (solid blue curve), at half output power (dashed blue curve) and
at a quarter output power (dashed-dotted blue curve). The red curve, 1
Tbusy
, shows
the boundary between CCM and DCM. The converter operates in DCM condition
above the red curve, while it can not operate below the red curve. The maximum
conversion ratio Mmax at full output power occurs when the blue solid curve crosses
the red curve.
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Figure 2.16: Conversion ratio of the converter vs switching frequency, zoom on the
values of interest. M is evaluated at full output power (solid blue curve), at half
output power (dashed blue curve) and at a quarter output power (dashed-dotted
blue curve). The red curve, 1
Tbusy
, shows the boundary between CCM and DCM.
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2.8 Simulations
Once the converter is designed, the software PLECS is used for simulating the TI-
buck behaviour. The model used for the simulations is shown in Appendix B. Static
waveforms are shown in Figure 2.17 and Figure 2.18. A coupling factor kind = 0.995
has been used during the simulation, which causes some ringing after the LS-SW
turn-on and after the HS-SW turn-off. The model does not implement the saturation
of the tapped-inductor magnetic core, therefore the ringing phenomena could be
inaccurate.
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Figure 2.17: Simulation of the static behaviour of the converter, showing a complete
switching cycle.
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Figure 2.18: Simulation of the static behaviour of the converter, showing the time
interval where the converter operates (t0 − t5 in Figure 2.6).
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A measurement of the conversion ratio as a function of the switching frequency is
made. Figure 2.19 shows a comparison between the conversion ratio given by (2.28)
and the conversion ratio measured on the simulation model. The comparison shows
how the model tends to over-estimate the switching frequency, reason why the av-
erage output voltage in Figure 2.17 and Figure 2.18 is greater than 100V.
The mismatch between the conversion ratio given by (2.28) and the conversion ratio
measured on the simulation model is mainly due to the approximation adopted in
Section 2.5, especially the neglect of the the output voltage static ripple. Simula-
tions with a reduced static ripple, achieved with an enhanced output capacitance
(Figure 2.20) shows a better match with the analytical expression (2.28).
Another cause of the above-mentioned mismatch is the error in the negative peak
output current Ir. At the end of the idling phase, the residual resonance between
Ltot and CS1 causes the output current to be different from zero. Since the dura-
tion of the pre-charge phase is calculated on the output voltage, i2(t0) 6= 0 implies
i2(t1) 6= −Ir and consequently an error in the conversion ratio.
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Figure 2.19: Comparison between the conversion ratio given by (2.28) (solid blue
curve) and measured on the simulation model (blue stars). Another comparison
is made at half output power, by evaluating (2.28) (dashed blue curve) and from
measurement on the model (blue circles).
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Figure 2.20: Comparison between the conversion ratio given by (2.28) (solid blue
curve) and measured on the simulation model (blue stars) with an enhanced output
capacitance. Another comparison is made at half output power, by evaluating (2.28)
(dashed blue curve) and from measurement on the model (blue circles).
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Chapter 3
Closed-loop control design
3.1 Small-signal model
An average model, which describes only the low-frequency converter dynamics, is
developed for the control synthesis. The studied converter operates in DCM, i.e.
the output current is null at the beginning of each switching cycle, even during
transient states. Therefore, as described in [17, 18, 19], the output current dynamics
can be neglected, since it is a variable with no "memory". This approach leads to a
first order model, which can be obtained by linearizing the average output current
equation (2.26). The small signal model of the studied TI-buck converter is obtained
by using the first order Taylor series on the average output current equation
iˆ2 =
∂i2
∂fsw
fˆsw +
∂i2
∂vo
vˆo +
∂i2
∂vi
vˆi = kf fˆsw − r−1o vˆo + kivˆi (3.1)
where
kf =
L2
2
(I2p − I2r )
[
1
vo
+
1
vi − vo
]
(3.2a)
ro =
{
fsw
L2
2
(I2p − I2r )
[
1
v2o
− 1
(vi − vo)2
]}−1
(3.2b)
ki = −
[
fsw
L2
2
(I2p − I2r )
1
(vi − vo)2
]
. (3.2c)
The TI-buck small signal model is shown in Figure 3.1. The current generator iˆo is
added in order to study the effect of load variations.
kf fsw^ kivi
vo
ro Co RLOAD io
Zo
^
^
^
Figure 3.1: TI-buck small-signal model.
The output voltage s-domain expression is obtained by using the superposition prin-
ciple
Vˆo(s) = Zo(s)[kf Fˆsw(s) + kiVˆi(s)− Iˆo(s)] (3.3)
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where
Zo(s) =
ro//RLOAD
1 + sCo(ro//RLOAD)
=
ko
1 + sτo
(3.4)
denotes the total output impedance. The open-loop block diagram of the analyzed
TI-buck converter is shown in Figure 3.2.
kf
Fsw(s)^
ki
Vi(s)^
Zo(s)
Io(s)^
Vo(s)^+
+
-
1
Figure 3.2: TI-buck open-loop block diagram.
The transfer function Vo(s)/Fsw(s) of the small-signal model obtained in this Section
can be compared with measurements made on the PLECS simulation model. Fig-
ure 3.3 shows that the small-signal model matches the measurements with sufficient
accuracy.
The dependency of the model parameters from fsw could be a non-negligible draw-
back of this model. During the control operation, significant variation of fsw might
be needed. Therefore, a parameters drift occurs and the control system must be
robust in this eventuality.
In the following chapter a description of the closed-loop control design is given.
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Figure 3.3: Transfer function Vo(s)/Fsw(s) of the studied converter. The blue curve
shows the prediction of the first order model, while the red dots are measured from
PLECS simulations. The prototype data presented in Section 2.7 is used both for
the model prediction and the simulations.
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3.2 Closed-loop model
As described in Section 2.4, the output voltage can be controlled by using a PFM.
Therefore, the LS-SW gate signal must be handled properly. In the studied converter,
a micro-controller (µC) is used for the whole control operation. The µC implements:
• an ADC converter, which measures the output voltage;
• a digital low-pass filter, in order to reduce the static ripple and the high-
frequency noise from the output voltage samples;
• a discrete-time controller;
• a pulse generator, which provides the LS-SW with a proper gate signal.
Since the ADC sampling frequency is much greater than the converter low-frequency
dynamics, e.g. one order of magnitudes, the closed-loop converter can be studied as
a continuous-time device. The digital low-pass filter and the discrete-time controller
are first designed in the s-domain, then a conversion to the z-domain is made in
order to obtain the discrete-time equations, which are implemented by the µC.
C(s) D(s)VREF(s)
^
H(s) k
ADC
k
ADC
+
-
micro-controller
(digital domain)
TI-buck
(analog domain)
V
LPF
(s)^
E(s)^
kf
Fsw(s)^
ki
Vi(s)^
Zo(s)
Io(s)^
Vo(s)^+
+
-
1
Figure 3.4: Block diagram of the closed-loop output voltage control.
The closed-loop block diagram is shown in Figure 3.4. The model includes:
• the ADC conversion factor kADC ;
• the digital low-pass filter H(s);
• the discrete-time controller C(s);
• the µC delay D(s). In the worst case, the µC delay consists of the sum of the
ADC sampling period ts and the switching period Tsw, because the switching
frequency is updated at the end of every switching period. Therefore
D(s) = e−stµC (3.5)
where tµC = ts + Tsw.
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The closed-loop output voltage s-domain expression is given by
Vˆo(s) =
1
H(s)
T (s)
1 + T (s)
Vˆref (s) +
kiZo(s)
1 + T (s)
Vˆi(s)− Zo(s)
1 + T (s)
Iˆo(s) (3.6)
where
T (s) = kfkADCD(s)Zo(s)H(s)C(s) (3.7)
denotes the loop gain.
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3.3 Filter design
The digital low-pass filter reduces the the static ripple and the high-frequency noise
from the output voltage samples. There are no particular constraint in the filter
design. A second order Butterworth low-pass filter is used
H(s) =
1
1 + 2ξ
ωlpf
s+ s
2
ω2lpf
(3.8)
The Butterworth filter, which is also referred to as a maximally flat magnitude filter,
ensures a flat response for frequencies f < flpf , and a −20·N dB/dec attenuation for
frequencies f > flpf , where N is the order of the filter. Figure 3.5 shows the Bode
plot of a second order Butterworth low-pass filter.
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Figure 3.5: Bode plot of a second order Butterworth low-pass filter.
In the complex plane, according to the Butterworth condition, the poles of the filter
and their reflections on the imaginary axis must be placed on a circumference with
radius ωlpf , equally distant from each other. Therefore
ξ = cos(ϕ) =
√
2
2
(3.9)
Figure 3.6 shows the Butterworth condition for a second order filter.
The crossing frequency of the filter, flpf , is set according to the desired attenua-
tion at the switching frequency, fsw, given by
αdB = 20 log(|H(jωsw)|) (3.10)
In the frequency range f > flpf , the filter produces a −40dB/dec attenuation.
Therefore
αdB = −40 [log(fsw)− log(flpf )] =⇒ flpf = fsw
10−
αdB
40
(3.11)
40
Im
Reϕ
p1
p2
ωlpf
Figure 3.6: Poles of a second order Butterworth filter and their reflections on the
imaginary axis.
41
3.4 Controller design
The controller must ensures both stability and null static error. Also, the controller
is designed in order to maximize the loop gain magnitude in the greatest frequency
range, i.e. the system bandwidth, by ensuring a phase margin greater than 60o.
The proportional-integral (PI) controller
C(s) = kp +
ki
s
(3.12)
satisfies all the requirements. Furthermore, due to its simplicity, it can be easily
implemented by a low-power µC, which usually has limited computing capacity.
With the PI controller, the loop gain can be expressed as:
T (s) = kfkADCD(s)Zo(s)H(s)C(s) (3.13)
= kfkADC e
−stµC ko
1 + sτo
1
1 + 2ξ
ωlpf
s+ s
2
ω2lpf
ki
s
(
1 +
kp
ki
s
)
A simple and effective PI controller design, i.e. the tuning of kp and ki, can be
made by using an iterative procedure, shown in Figure 3.7. The PI controller is
designed in order to achieve specific crossing frequency, ωc, and phase margin, PM ,
which are respectively defined as
ωc
∣∣∣∣ |T (jωc)| = 1 (3.14a)
PM = 180o − ∠T (jωc) (3.14b)
The PI controller parameters kp and ki are calculated as follow
kp
ki
=
1
ωc
tan
PM pi180 − pi2 + arctan
 2ξωlpf ωc
1− ω2c
ω2lpf
+ ωctµC + arctan(ωcτo)
 (3.15a)
ki =
ωc
√
1 + (ωcτo)2
√(
1− ω2c
ω2lpf
)2
+
(
2ξ
ωlpf
ωc
)2
kfkADCko
√
1 +
(
kp
ki
ωc
)2 (3.15b)
kp =
kp
ki
ki (3.15c)
Then, an evaluation of the resulting loop gain is made. If the new loop gain has
higher performance, i.e. higher magnitude in the frequency range of interest f < fc,
than the loop gain from the previous iteration, then the PI controller parameters
are updated and a new iteration, with a higher crossing frequency, is performed.
Otherwise the loop gain resulting form the last iteration has the best performance
and the design procedure ends. Figure 3.8 shows the loop gain resulting from three
different iterations of the design procedure.
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Initialization
false
LOOP==1
Calculate ki and kp
|T(j)|>|Told(j)|
LOOP=0
true false
Update ki and kp
|Told(j)|=|T(j)|
fc = fc⋅10 0.1
true
End
Evaluate |T(j)|
Figure 3.7: Flow chart of the design procedure. The loop gain is evaluated at ω =
1rad/s. The update of the crossing frequency fc = fc · 100.1 is due to increment fc
of 1/10 of decade.
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Figure 3.8: Bode plot of the loop gain resulting from three different iterations of
the design procedure. The phase margin is set to 80o, while the crossing frequency
increases at each iteration. The blue curve has the best performance, i.e. the highest
loop gain magnitude at f < fc.
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3.5 Conversion to discrete-time domain
Once the digital low-pass filter and the discrete-time controller are designed in the
s-domain, then a conversion to the z-domain is made in order to obtain the discrete-
time equations, which are implemented by the µC. The backward Euler method,
or implicit Euler method, is used for the conversion. According to this method,
a z-domain expression of a general function can be obtained from the s-domain
expression by substituting:
s =
1− z−1
ts
(3.16)
where ts denotes the ADC sampling period.
PI controller
The z-domain expression of the PI controller is given by
C(z) = C(s)
∣∣∣∣
s= 1−z−1
ts
= kp +
ki
s
∣∣∣∣
s= 1−z−1
ts
= kp + ki
ts
1− z−1 (3.17)
The output of the PI controller, Fsw, is given by the sum of the proportional action,
P (z), and the integral action, I(z)
Fsw(z) = P (z) + I(z) (3.18)
Therefore, the discrete time expression of the switching frequency, fsw(n), is obtained
from the sum of the inverse z-transform of the two actions
fsw(n) = p(n) + i(n) (3.19)
where
p(n) = Z−1{P (z)} = Z−1{kpE(z)} = kpe(n) (3.20a)
i(n) = Z−1{I(z)} = Z−1
{
ki
ts
1− z−1E(z)
}
= i(n−1) + kitse(n) (3.20b)
where n denotes the time variable in the discrete-time domain, while e(n) denotes
the error signal, i.e. the input signal of the PI controller
e(n) = v
REF
− vlpf (n) (3.21)
Low-pass filter
The digital low-pass filter discrete-time equations are obtained similarly
vlpf (n) = k1vo(n) + k2vlpf (n−1)− k3vlpf (n−2) (3.22)
where
k1 =
t2s
t2s +
2ξts
ωlpf
+ 1
ω2lpf
k2 =
2ξts
ωlpf
+ 2
ω2lpf
t2s +
2ξts
ωlpf
+ 1
ω2lpf
k3 =
1
ω2lpf
t2s +
2ξts
ωlpf
+ 1
ω2lpf
(3.23)
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3.6 Micro-controller operation
As described in Section 3.2, the µC implements an ADC converter, a digital low-pass
filter, a discrete-time controller and a pulse generator, which provides the LS-SW
with a proper gate signal. The µC program consists of two main parts:
• Main loop. The output voltage is read from the ADC register and the pulse
generator parameters (Ton and Tsw) are calculated.
• Interrupt routine. Based on an internal timer, the interrupt routine implements
the LS-SW pulse generator.
The µC continuously runs the main loop, where all the calculations are made. When-
ever the internal timer throws an interrupt, the program jumps to the interrupt
routine, where the LS-SW gate signal is generated.
With reference to Figure 3.9, the operation of the µC is described as follows:
1. During the initialization the µC registers are set, the constants are declared
and the variables are initialized.
2. The output voltage is read form the ADC register.
3. The digital low-pass filter is implemented by using (3.22)
4. The LS-SW on interval, Ton, is set in order to obtain the desired value of ir,
according to (2.6)
Ton =
L2ir
vlpf
(3.24)
5. The PI controller parameters are updated according to (3.21), (3.20a), (3.20b)
and (3.19). Then the switching period is obtained from the inverse of the
switching frequency.
6. The interrupt service routine switches the LS-SW and loads in the timer Ton
and (Tsw−Ton) alternately. Then the program returns to the main loop, where
it was interrupted.
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Initialization
Read vo from ADC
vlpf = k1vo + k2vlpf1 + k3vlpf2
Ton = L2ir/vlpf
e = v
REF
 - vlpf
p = kpe
i = i + kitse
fsw = p + i
Tsw = 1/fsw
Timer interrupt
LS-SW==ON
LS-SW = ON
Timer = Ton
LS-SW = OFF
Timer = Tsw - Ton
true false
Return
vlpf1 = vlpf
vlpf2 = vlpf1
Figure 3.9: Flow chart of the µC program: the main loop (left) and the interrupt
routine (right).
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3.7 Micro-controller implementation
Texas Instrument MSP430 Launchpad (MSP-EXP430G2), shown in Figure 3.10, is
used as µC. This is ultra-low power µC which features:
• 16MHz CPU speed;
• 16kB Flash;
• 512B RAM;
• 8ch 10-bit ADC;
• Comparator;
• 2 16-bit Timers.
Figure 3.10: Texas Instrument MSP430 Launchpad (MSP-EXP430G2).
The µC implements all the operations described in Section 3.6. During the initial-
ization of the program, the following operations are implemented:
• the constants are declared;
• variables are initialized;
• the watchdog timer is stopped;
• the digital I/O register is set;
• the ADC register is set;
• the CPU clock frequency is set;
• the timer register is set.
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After the initialization, the program implements the flow chart shown in Figure 3.9.
Furthermore, after the calculation of both Tsw and Ton, a saturation of these value
is added. This is a safety feature, in order to avoid dangerous value of Tsw and Ton.
During the µC programming, MSP430x2xx Family User’s Guide has been used as
reference manual [20]. In Appendix B the whole µC program is shown.
A test of the µC program, without the converter connected, is made in order to
measure the sampling period, ts, i.e. the duration of a single iteration of the main
loop. Due to the µC limited computing capacity, the measure shows ts = 200µs,
even though the CPU clock frequency is set to the maximum value fclk = 21.57MHz.
The ADC conversion factor, kADC is obtained from the expression of the digital
output of the converter NADC
NADC = (2
b − 1) vIN − VR−
VR+ − VR− (3.25)
where b is the number of bits of the ADC, VR+ and VR− are the ADC reference
voltages and vIN is the ADC input, which is given by
vIN = vo
R′
R′ +R′′
(3.26)
due to a voltage divider connected from the converter output, vo, to the ADC input,
vIN . kADC results
kADC =
NADC
vo
= 6.75 (3.27)
Detailed data about the kADC calculation is given in Table 3.1.
b 10 number of bits of the ADC
VR+ 1.5V positive ADC reference voltage
VR− 0V negative ADC reference voltage
R′ 4.7kΩ voltage divider first resistance
R′′ 470kΩ voltage divider second resistance
Table 3.1: kADC calculation data.
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3.8 Scaled converter design
The studied converter is an large step-down ratio converter, with an input voltage
of several kV. Therefore, the testing procedure of the prototype could be difficult
and dangerous.
By implementing a single cell on the HS-SW, the converter operation is still the
same. Therefore, it is possible to test the converter with a lower input voltage, i.e.
the test of the prototype is easier and less dangerous. Since this project is focused
on the modeling and the control of the converter, building a scaled prototype does
not compromise the experimental verification. Furthermore, the HS-SW realization
and testing is the focus of a previous project on the analyzed converter [13].
As described in Table 3.2, the scaled converter adopts an input voltage of 250V.
This is because the voltage stress of the HS-SW, (2.3a), must be handled by a single
cell. Furthermore, also the average output voltage, the average output power and
the peak output current have been reduced for safety reasons.
ORIGINAL SCALED
vi 3kV 250V average input voltage
vo 100V 80V average output voltage
po 70W 30W average output power
Ltot 13.4mH 13mH total inductance
N 4.6 2 turns ratio
Cout 10µF 10µF output capacitance
ip 16A 5A positive peak output current
ir 8A 1.5A negative peak output current
Table 3.2: TI-buck prototypes data.
The whole closed-loop control design is summarized in a Matlab script, shown in
Appendix B. From the converter specifications, the script implements:
• the calculation of the small-signal parameters;
• the design of a second order Butterworth low pass filter;
• the iterative design of the PI controller;
• the evaluation of the discrete-time equation constants.
Therefore, the script provides all the parameters needed by the µC program. Table
3.3 lists other data about the µC features and implementations.
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fsw 1.34kHz estimated switching frequency
ts 200µs sampling period
kADC 6.75 ADC conversion factor
|H(jωsw)| 0.1 low-pass filter attenuation at fsw
PM 80o phase margin
fc 63.1Hz loop gain crossing frequency
Table 3.3: Other data about the µC features and implementations.
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3.9 Closed-loop simulations
Once the closed-loop converter is designed, the software PLECS is used for simulat-
ing the TI-buck static and dynamic behaviour. The model used for the simulations
is shown in Appendix B. Figure 3.11 shows the static behaviour of the converter in
standard conditions. Figure 3.12 and Figure 3.13 show the evolution of the output
voltage after a step response of the reference voltage. Figure 3.14 and Figure 3.15
show the evolution of the output voltage after a step response of the output power,
i.e. a step response of the load.
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Figure 3.11: Simulation of the static behaviour of the scaled converter, showing a
complete switching cycle.
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Figure 3.12: Evolution of the output voltage after a step response of the reference
voltage. The reference voltage changes from 80V to 60V at tstep = 50ms.
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Figure 3.13: Evolution of the output voltage after a step response of the reference
voltage. The reference voltage changes from 60V to 80V at tstep = 100ms.
54
Vo (green) - Vo_lpf (red)
Switching frequency
[V
]
50
60
70
80
90
100
110
× 1e-2
Time [s]
4.5 5.0 5.5 6.0
[H
z]
600
800
1000
1200
1400
Figure 3.14: Evolution of the output voltage after a step response of the output
power, i.e. a step response of the load. The output power changes from 30W to 15W
at tstep = 50ms.
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Figure 3.15: Evolution of the output voltage after a step response of the output
power, i.e. a step response of the load. The output power changes from 15W to 30W
at tstep = 100ms.
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Chapter 4
Experimental verification
4.1 Open-loop testing
The scaled prototype described in Section 3.8 has been builded and tested. The com-
plete schematics are shown in Appendix C. The experimental verification allows to
check if the modeling and the closed-loop control design matches the real behaviour
of the studied converter. Figure 4.1 shows a photograph of the builded prototype.
Figure 4.1: Photograph of the tapped-inductor buck converter. Since this is the
scaled version, the HS-SW implements only one switching cell.
The first testing session is aimed to check the correctness of the converter oper-
ation, i.e. the static behaviour. Therefore, the converter is tested in open-loop and
the µC is simply used as a pulse generator. This testing session helps to fix all the
small and unavoidable problems which occur during the prototype realization, e.g.
a bad soldering, etc.
Since the start-up procedure of the converter has not been studied yet, the out-
put of the converter is connected to a constant voltage source, vtest, which provides
the desired output voltage initial value. Figure 4.2 shows the converter set-up for the
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open-loop testing. The start-up procedure of the converter is analyzed in Section 4.4.
S1
S2
CS1
L1 L2
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vtest
+
−
pulse generator
R
LOAD
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−
Figure 4.2: Open-loop testing set-up.
The LS-SW gate signal, the LS-SW drain signal, the output voltage and the output
current are shown in figure Figure 4.3 all together, then in figures Figure 4.4, Fig-
ure 4.5 and Figure 4.6 individually with the LS-SW gate signal. The voltage across
the HS-SW can not be measured with a standard probe, because it exceeds the
probe maximum voltage ratings.
The open-loop testing session confirms that the converter operates as described
in Section 2.2.
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Figure 4.3: Measurement of the static behaviour of the converter, showing a complete
switching cycle. The displayed waveforms are the LS-SW gate signal (yellow), the
LS-SW drain signal (green), the output voltage (purple) and the output current
(magenta). The current probe is set to 100mV/A.
Figure 4.4: Measurement of the static behaviour of the converter, showing a complete
switching cycle. The displayed waveforms are the LS-SW gate signal (yellow) and
drain signal (green).
59
Figure 4.5: Measurement of the static behaviour of the converter, showing a complete
switching cycle. The displayed waveforms are the LS-SW gate signal (yellow) and
the output voltage (purple). The cursors measure the peak-to-peak amplitude of the
static ripple, which results vripple = 27V.
Figure 4.6: Measurement of the static behaviour of the converter, showing a complete
switching cycle. The displayed waveforms are the LS-SW gate signal (yellow) and
the output current (magenta). The current probe is set to 100mV/A. The cursors
measure the positive and the negative peak output current, which result ip = 4.9A
and ir = 1.25A respectively.
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4.2 Closed-loop testing
This testing session is aimed to check the correctness of the closed-loop output volt-
age control. Therefore, the testing set-up features the µC connected in closed-loop
mode. Based on the output voltage samples, the µC provides the LS-SW with a
proper gate signal.
Since the start-up procedure of the converter has not been studied yet, the out-
put of the converter is connected to a constant voltage source, vtest, which provides
the desired output voltage initial value. Figure 4.7 shows the converter set-up for the
closed-loop testing. The start-up procedure of the converter is analyzed in Section
4.4.
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Figure 4.7: Closed-loop testing set-up.
Firstly, the output voltage is measured in standard condition, i.e. in absence of
transient, as is shown in Figure 4.8. This measure shows two issues, which are in-
vestigated as follow.
Average output voltage
The average output voltage value is higher than 80V
vo ' 83V (4.1)
This problem is due to error in the kADC calculation (3.27). Since in the digital
domain vref_dig = kADCvref , an error in kADC causes an error in vo.
In the worst case, when due to the tolerances R′ is minimum and R′′ and VR+
are maximum, kADC assumes the minimum value
kADC_min =
(2b − 1)
VR+_min
R′_max
R′_max+R′′_min
= 6.25 (4.2)
therefore the µC sets the output voltage to the value vo_max
vo_max = vref
kADC
kADC_min
= 86.5V (4.3)
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Figure 4.8: Closed-loop output voltage in standard condition, i.e. in absence of tran-
sient. The displayed waveforms are the LS-SW gate signal (yellow) and the output
voltage (purple). The cursors measure the maximum and the minimum value of the
output voltage. Since vripple = 27V the peak-to-peak amplitude of the low-frequency
noise results vnoise = 5.5V.
Similarly, when due to the tolerances kADC assumes the maximum value kADC_max =
7.33, the µC sets the output voltage to the value
vo_min = 73.7V (4.4)
The measured average output voltage fits in the range vo_min ÷ vo_max, therefore is
acceptable.
Low-frequency noise
A significant low-frequency noise is overlapped to the output voltage. Also the
switching frequency contains a significant low-frequency noise, which is a symp-
tom of a problem in the control system. The same problem can be observed in the
simulation, shown in Figure 4.9.
This problem is caused by the value of the sampling frequency fsample = 5kHz, which
is too low compared to the switching frequency fsw = 1.3kHz. The above-mentioned
sampling frequency does not allow to reconstruct the output voltage waveform in
the digital domain with sufficient precision, causing the low-frequency noise.
A simulation with a sampling frequency f ′sample = 100kHz confirms that the low-
frequency noise is caused by a low sampling frequency.
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Figure 4.9: Simulation of the closed-loop converter in standard condition. A low-
frequency noise is overlapped to the output voltage and the switching frequency.
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Figure 4.10: Simulation of the closed-loop converter with a sampling frequency
f ′sample = 100kHz. This simulation confirms that the low-frequency noise is caused
by a low sampling frequency.
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Dynamic response
The closed-loop performance is tested also in transient conditions, specifically:
• evolution of the output voltage after a step response of the reference voltage,
from 80V to 70V;
• evolution of the output voltage after a step response of the output power, i.e.
a step response of the load, from 30W to 15W.
Measured waveforms are shown in Figure 4.11 and Figure 4.12.
Furthermore, a comparison between the measured waveforms and the model pre-
diction (3.6) is made. In order to be overlapped with the model prediction, the
measured waveforms are post-processed as follow:
• the data is exported from the oscilloscope and imported with Matlab;
• the data is low-pass filtered in order to remove the static ripple;
• the data is normalized to a unit step response of vref and io respectively.
Specifically:
– the average value before the step (4.1) is subtracted;
– a division by the amplitude of the step is made
v′ref − vref = 70− 80 = −10V (4.5)
and
i′o − io =
15− 30
80
= −187.5mA (4.6)
The comparison is shown in Figure 4.13 and Figure 4.14. Since the low-frequency
noise has a strong impact on the comparison between the measured waveforms and
the model prediction, the performances of the closed-loop control can not be evalu-
ated with precision.
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Figure 4.11: Evolution of the closed-loop output voltage after a step response of the
reference voltage, from 80V to 70V. The displayed waveforms are the LS-SW gate
signal (yellow) and the output voltage (purple).
Figure 4.12: Evolution of the output voltage after a step response of the output
power, i.e. a step response of the load, from 30W to 15W. The displayed waveforms
are the LS-SW gate signal (yellow) and the output voltage (purple).
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Figure 4.13: Comparison between the measured waveforms with the model predic-
tion: evolution of the closed-loop output voltage after a unit step response of the
reference voltage vref .
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Figure 4.14: Comparison between the measured waveforms with the model predic-
tion: evolution of the output voltage after a step response of the output current
io.
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4.3 Model evaluation
As observed in the previous Section, the low-frequency noise has a strong impact on
the comparison between the measured waveforms and the model prediction. There-
fore, the performances of the closed-loop control can not be evaluated from the
previous testing session.
In order to overcome this problem, the value of the output capacitance can be
increased. A higher value of Co implies:
• a lower output voltage static ripple, which improves the reconstruction of the
the output voltage waveform in the digital domain;
• a higher time constant τo in (3.4), which reduces the loop gain crossing fre-
quency ωc;
• a slower start-up of the converter, described in detail in Section 4.4.
The increase of the output capacitance is only aimed to the evaluation of the closed-
loop control model, because the value of Co chosen in Section 3.8 matches the re-
quirements of the application of interest.
The new value of the output capacitance is C ′o = 50µF (5x10µF ).
Firstly, the output voltage is measured in standard condition, i.e. in absence of
transient, as is shown in Figure 4.15. With the new value of the output capacitance,
both static ripple and low-frequency noise have been reduced roughly 5 times.
Figure 4.15: Closed-loop output voltage in standard condition, i.e. in absence of
transient. The displayed waveforms are the LS-SW gate signal (yellow) and the
output voltage (purple). With the new value of the output capacitance, the peak-
to-peak output voltage has been reduced roughly 5 times.
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Dynamic response
The closed-loop performance is tested also in transient conditions, specifically:
• evolution of the output voltage after a step response of the reference voltage,
from 80V to 70V;
• evolution of the output voltage after a step response of the output power, i.e.
a step response of the load, from 30W to 15W.
Measured waveforms are shown in Figure 4.16 and Figure 4.17.
A comparison between the measured waveforms, the PLECS simulations and the
analytical model (3.6) is made, as described in Section 4.2. The comparison is shown
in Figure 4.18 and Figure 4.19.
The low-frequency noise still interferes with the evaluation of the closed-loop per-
formances, but less then before.
The evolution of the output voltage after a step response of the reference volt-
age shows no overshoot in each of the three cases. The analytical model is slower
than the other waveforms. Also the PLECS simulation model does not give an ex-
act prediction of the real behaviour of the converter, but is more accurate than the
analytical model. This implies that the approximations on which the model is based
make the model slower than reality.
The evolution of the output voltage after a step response of the output power, i.e.
a step response of the load, shows no overshoot in the analytical model and in the
PLECS simulation, while it shows an overshoot comparable with the low-frequency
noise in the measured waveform. Similarly to the step response of the reference volt-
age, the analytic model is slower than the other two waveforms, while the PLECS
simulation waveform is more accurate.
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Figure 4.16: Evolution of the closed-loop output voltage after a step response of the
reference voltage, from 80V to 70V. The displayed waveforms are the LS-SW gate
signal (yellow) and the output voltage (purple).
Figure 4.17: Evolution of the output voltage after a step response of the output
power, i.e. a step response of the load, from 30W to 15W. The displayed waveforms
are the LS-SW gate signal (yellow) and the output voltage (purple).
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Figure 4.18: Comparison between the measured waveforms with the model predic-
tion: evolution of the closed-loop output voltage after a unit step response of the
reference voltage vref .
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Figure 4.19: Comparison between the measured waveforms with the model predic-
tion: evolution of the output voltage after a step response of the output current
io.
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4.4 Start-up procedure of the converter
This Section describes how the start-up procedure of the converter is studied and im-
plemented. When energized from the high-voltage side, the studied converter should
be a completely autonomous device. In other words, when the input voltage is pro-
vided, the converter should be able to turn itself on and start the switching operation.
In order to start the switching operation, two auxiliary supply voltages must be
provided:
• the LS-SW gate driver supply voltage, vgd = 12V , which consists in a linear
voltage regulator connected to the output terminal;
• the micro-controller supply voltage, vµC = 3.3V , which consists in a linear
voltage regulator connected to the LS-SW gate driver supply voltage vgd.
If these supply voltages are not provided, the converter can not start the switching
operation.
The converter schematic analyzed so far does not implement the start-up proce-
dure. When the input voltage is provided to the converter in the off state, it simply
causes the voltage across the HS-SW to be equal to vi. The two auxiliary supply
voltage are not provided and the converter can not start the switching operation.
First solution
A first solution is proposed in Figure 4.20. The schematic features:
• a resistance RS1 added in parallel to the HS-SW;
• a switch S3 connected in series to the load.
RS1
Co
R
LOAD
S3
Z
AUX
vo
S1
S2
CS1
L1 L2i1(t)vi i2(t)
Figure 4.20: Circuit schematic showing the first solution for the start-up procedure
of the converter. The component ZAUX symbolizes the sub-circuit containing the
two linear voltage regulator for the two auxiliary supply voltage.
Since the resistanceRS1 has a MΩ order of magnitude, it does not affect the converter
operation and does not cause relevant losses. The start-up procedure featured by
this solution is described as follow:
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• the input voltage is provided;
• the output capacitor is slowly charged through RS1; given that the component
values, CS1 and Ltot can be neglected during this transient, the output voltage
can be expressed as
vo(t) = (1− e−
t
RS1Co )vi (4.7)
• at a certain value of the output voltage vo(t) = vaux_on the two auxiliary
supply voltage are provided;
• the µC turns on;
• the µC closes the switch S3, connecting the load to the ground terminal;
• the converter starts the switching operation;
Unfortunately, this solution does not work. The sub-circuit ZAUX , which symbolizes
the two linear voltage regulator for the two auxiliary supply voltage, establishes a
voltage divider between RS1 and ZAUX , which limits the output voltage to only a
few volts.
Second solution
In order to overcome the voltage divider problem, a second solution is proposed, as
shown in Figure 4.21. The schematic features:
• a resistance RS1 added in parallel to the HS-SW;
• a switch S3 connected in series to the load;
• a SCR-DIAC sub-circuit, connected between the output terminal and ZAUX .
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Figure 4.21: Circuit schematic showing the second solution for the start-up procedure
of the converter.
The start-up procedure featured by this solution is described as follow:
• the input voltage is provided;
• since the SCR is in the off state, ZAUX is disconnected from the output ter-
minal;
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• the output capacitor is slowly charged through RS1
vo(t) = (1− e−
t
RS1Co )vi (4.8)
• at a certain value of the output voltage vo(t) = v∗o the DIAC turns on, providing
a current pulse Ipulse = v
∗
o
RDIAC
;
• the current pulse Ipulse turns on the SCR, which connects ZAUX to the output
terminal;
• given that v∗o > vaux_on, the two auxiliary supply voltage are provided;
• the µC turns on;
• the µC closes the switch S3, connecting the load to the ground terminal;
• the converter starts the switching operation;
Experimental verification
The first test is aimed to measure the minimum voltage required by the two auxiliary
supply voltage. It results
vaux_on ' 24V (4.9)
Then, a DIAC featuring a breakdown voltage vDIAC = 32V is chosen, so that
vDIAC > vaux_on (4.10)
A SCR for generic application is chosen, which features a gate trigger current
5µA < IGT < 200µA (4.11)
A RDIAC = 470kΩ is chosen, so that the current pulse is in the IGT range
Ipulse = 68µA (4.12)
Since this is a scaled prototype with a reduced input voltage, a RS1 = 750kΩ is
chosen.
Figure 4.22 shows the converter set-up for the start-up testing. The measured wave-
forms are shown in Figure 4.23.
The experimental verification shows that, by adopting the second solution, the start-
up of the converter is achieved.
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Figure 4.22: Start-up testing set-up.
Figure 4.23: Start-up of the converter. The displayed waveforms are the input voltage
(green) and the output voltage (purple). The cursors measure v∗o = 44V.
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Chapter 5
Conclusion
This report presents a study and an improvement of the large step-down ratio
tapped-inductor buck converter, described in [13].
The average output current model allows to deepen the study of the converter,
both the static and the dynamic behaviour. A small-signal model, which describes
the low-frequency converter dynamics, is obtained from the average output current
model.
By using pulse frequency modulation, i.e. by using the switching frequency as a
control variable, a closed-loop output voltage control is designed. The closed-loop
control design aims to maximize the loop gain magnitude in the greatest frequency
range, i.e. the system bandwidth, by ensuring the desired phase margin.
The control is based on a micro-controller, therefore a program which implements
the closed-loop control is developed.
A scaled prototype is built and tested. Experimental verification shows a low-
frequency noise, which prevents the closed-loop control performances to be evaluated
with precision. Nevertheless, the control system provides a well-controlled average
output voltage, which is stable under significant load variation. Additional tests with
a higher output capacitance shows that the approximations on which the model is
based make the model dynamic response slower than reality.
A variation of the TI-buck circuit schematic, which involves a SCR-DIAC sub-
circuit, is developed in order to achieve the start-up of the converter. Therefore,
when energized from the high-voltage side, the studied TI-buck converter is com-
pletely autonomous.
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Appendix A
Tapped-inductor
This appendix explains the behaviour of the tapped-inductor, shown in Figure A.1.
Starting from the lossless and perfectly-coupled transformer, all the relations be-
tween the tapped-inductor physical quantities are derived.
L1 L2
v1 v2
vtot
Figure A.1: Tapped-inductor.
Lossless and perfectly-coupled transformer
The analyzed transformer model, shown in Figure A.2, assumes that all flux gener-
ated by the current in the windings links all the turns of each winding. The magnetic
flux can be expressed as
Φ =
N1i1 +N2i2
R (A.1)
where N1 and N2 are the number of turns in the primary and secondary windings
respectively, i1 and i2 are the currents in the primary and secondary windings re-
spectively and R is the magnetic reluctance of the magnetic core.
The magnetic flux can also be expressed as
Φ =
N1i1µ
R =
N2i2µ
R (A.2)
where
i1µ = i1 +
N2
N1
i2 (A.3a)
i2µ =
N1
N2
i1 + i2 (A.3b)
are the magnetizing currents referred to the primary and the secondary winding
respectively. Furthermore, expression (A.2) implies
i2µ = Ni1µ (A.4)
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Figure A.2: Lossless and perfectly-coupled transformer.
The voltages induced across the primary and the secondary coil can be calculated
from Faraday’s law of induction
v1 = N1
dΦ
dt
(A.5a)
v2 = N2
dΦ
dt
(A.5b)
therefore
v1 = Nv2 (A.6)
where
N =
N1
N2
(A.7)
denotes the turns ratio.
Relations (A.3a), (A.6) and (A.7) allow to model the studied transformer with the
two schematics shown in Figure A.3. The first schematic consists of an ideal trans-
former and a primary magnetizing inductance L1. The flux linked with current i1µ
in the inductance L1, i.e. λ1 = L1i1µ, must be equal to λ1 = N1Φ, in order to have
induce the voltage (A.5a). Therefore, L1 can be calculated as follow
λ1 = L1i1µ = N1Φ = N1
N1i1µ
R =⇒ L1 =
N21
R (A.8)
The inductance L2 in the second schematic is calculated similarly
λ2 = L2i2µ = N2Φ = N2
N2i2µ
R =⇒ L2 =
N22
R (A.9)
Expressions (A.8) and (A.9) implies
L1 = N
2L2 (A.10)
77
N1 N2
v1 v2
i1 i2
i1μ
L1
i2/N
N2N1
v2v1
i2i1
i2μ
L2
Ni1
Figure A.3: Models of the lossless and perfectly-coupled transformer, with the mag-
netizing inductance referred to the primary and the secondary winding respectively.
Tapped-inductor properties
The tapped-inductor adopted in the studied converter can be modeled from the loss-
less and perfectly-coupled transformer by connecting together the negative terminal
of the first port with the positive terminal of the second port. The resulting circuit
schematic are shown in Figure A.4, for the first and the second transformer model
respectively.
The voltage relations can be easily derived from (A.6)
vtot = v1 + v2 =
(1 +N)
N
v1 (A.11a)
= (1 +N)v2 (A.11b)
Inductances L1 and L2, calculated when i2 = 0 and i1 = 0 respectively, are ob-
viously the same as the transformer. The total inductance Ltot is calculated when
itap = 0 =⇒ i1 = i2 = i (A.12)
By using (A.3a), (A.4) and (A.10), Ltot can be expressed as
Ltot =
λ1 + λ2
i
=
L1i1µ + L2i2µ
i
= L1
(
1 +N
N
)2
(A.13a)
= L2(1 +N)
2 (A.13b)
In the application of interest, the current through the tapped-inductor can be forced
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Figure A.4: Models of the tapped-inductor derived from the models of the lossless
and perfectly-coupled transformer, with the magnetizing inductance referred to the
primary and the secondary winding respectively.
to flow from one winding to both or vice versa, e.g. at t1 in Figure 2.6
i1(t1−) = 0 =⇒ i1µ(t1−) = 1
N
i2(t1−) (A.14a)
itap(t1+) = 0 =⇒ i1µ(t1+) = 1 +N
N
i2(t1+) (A.14b)
In the magnetic core Φ(t) is continuous, therefore from (A.2) also i1µ(t) is continuous
i1µ(t1+) = i1µ(t1−) =⇒ i2(t1+) = 1
1 +N
i2(t1−) (A.15)
which explains why the output current is discontinuous. Similar situations, e.g. at
t4 in Figure 2.6, can be studied with the same procedure.
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Appendix B
Codes and models
Closed-loop control design Matlab script
close all
clear all
% Main specifications
v_i = 250;
v_o = 80;
p_o = 30;
L_tot = 13e−3;
N = 2;
C_o = 10e−6;
i_r = 1.5;
i_p = 5;
% Other data
t_s = 200e−6;
k_adc = 6.75;
attenuation_at_f_sw = 0.1;
PM = 80;
f_c = 10;
omg_c = 2*pi*f_c;
R_load = v_o^2/p_o;
L_1 = L_tot*(N/(N+1))^2;
L_2 = L_tot*(1/(N+1))^2;
f_sw = v_o/R_load *2/L_2/(i_p^2−i_r^2)/(1/v_o+1/(v_i−v_o));
t_uc = t_s+1/f_sw;
% TI−buck average model
k_f = L_2/2 * (i_p^2 − i_r^2) * (1/v_o + 1/(v_i−v_o));
r_o = (L_2/2 * (i_p^2 − i_r^2) * f_sw * (1/v_o^2 + 1/(v_i−v_o)^2))^(−1);
k_i_model = −L_2/2 * (i_p^2 − i_r^2) * f_sw * 1/(v_i − v_o)^2;
k_o = r_o * R_load / (r_o + R_load);
tau_o = C_o * k_o;
% Second order Butterworth low−pass filter design
Xi = sqrt(2)/2;
alpha = 20 * log10(attenuation_at_f_sw);
f_lpf = f_sw / (10^(−alpha/40));
omg_lpf = 2*pi*f_lpf;
% Iterative loop gain design
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loop = 1;
T_1_old = 0;
while(loop==1)
% Calculate k_i and k_p from PM e f_c
k_ratio = tan(−pi+PM*pi/180−(−pi/2−atan2(2*Xi*omg_c/omg_lpf,...
(1−(omg_c/omg_lpf)^2))−omg_c*t_uc−atan2(omg_c*tau_o,1)))/omg_c;
k_i = 1/((k_f*k_adc*k_o/sqrt(1+(omg_c*tau_o)^2)...
/sqrt((1−(omg_c/omg_lpf)^2)^2+(2*Xi*omg_c/omg_lpf)^2)/omg_c)...
*sqrt(1+(k_ratio*omg_c)^2));
k_p = k_ratio * k_i;
% Is |T(jw)| maximized at f < f_c ?
T_1 = abs(k_f*k_adc*k_o*exp(−i*t_uc)/(1+i*tau_o)...
/(1+2*Xi*i/omg_lpf+(i/omg_lpf)^2)*k_i/i*(1+k_p/k_i*i));
if(T_1 > T_1_old)
% Update loop output
k_i_fin = k_i;
k_p_fin = k_p;
f_c_fin = f_c;
% Update f_c for next iteration
T_1_old = T_1;
f_c = f_c*10^0.1;
omg_c = 2*pi*f_c;
else
% Exit loop
loop = 0;
end
end
% Discrete−time equation constants
k_p = k_p_fin
k_i_t_s= k_i_fin * t_s
a = 2*Xi/omg_lpf;
b = 1/omg_lpf^2;
k_1 = t_s^2/(t_s^2+a*t_s+b)
k_2 = (a*t_s+2*b)/(t_s^2+a*t_s+b)
k_3 = b/(t_s^2+a*t_s+b)
% Loop gain plot
s = tf('s');
T = k_f*k_adc*k_o*exp(−s*t_uc)/(1+s*tau_o)...
/(1+2*Xi*s/omg_lpf+(s/omg_lpf)^2)*k_i_fin/s*(1+k_p_fin/k_i_fin*s);
figure(1)
margin(T);
ylim ([−360 0])
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Micro-controller program
#include <msp430g2231.h>
// define labels
#define LED0 BIT0 // S2 gate signal
#define LED1 BIT4 // Load connect or disconnect
#define LED2 BIT6 // Measure of T_sample
// LPF constants and variables
unsigned int Vo;
int Vo_lpf;
int Vo_lpf1;
int Vo_lpf2;
const float k1 = 0.1254;
const float k2 = 1.3897;
const float k3 = 0.5151;
// Ton constants and variables
const int Vo_max = 675; // 100V * k_adc
const int Vo_min = 135; // 20V * k_adc
int Vo_ton;
const long k_on = 322353; // i_r*L_2*f_clk*k_adc=1.5*1.476m*21.57M*6.75
unsigned int Ton = 1592;// initial T_on = 73.8us (hp: Vo=30V)
unsigned int S2 = 1;
// PI controller constants and variables
int V_ref = 540;// 80*K_adc
const float Kp = 3.5925;
const float KiTs = 0.2326;
int E;
int P;
int I = 270; //40V*k_adc
// Frequencies constants and variables
int fsw;
const int fsw_max = 1700;
const int fsw_min = 500;
unsigned int Tsw = 21570;// initial f_sw=1000Hz (matches with Vo=44V)
const long fclk = 21570000;
// Vref variations
int i = 0;
void main(void){
// Stop watchdog timer
WDTCTL = WDTPW + WDTHOLD;
// Set output
P1DIR |= (LED0 + LED1 + LED2); // Set P1.0 P1.4 P1.6 as output
P1OUT &= ~(LED0 + LED2); // set P1.0 P1.6 to 0
P1OUT |= LED1; // set P1.4 to 1
// Set ADC (Vr=1.5V & Vss=0)
ADC10CTL0 = SREF_1 + ADC10SHT_0 + REFON + ADC10ON + ADC10IE;
__delay_cycles(128);// Wait ADC ref to settle
ADC10AE0 |= BIT5;// P1.5 ADC input enable
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ADC10CTL1 = INCH_5 + ADC10DIV_7;// Channel 5 input, ADC_clk/8
// Set the maximum clock frequency (21.57MHz)
BCSCTL1 |= BIT0 + BIT1 + BIT2 + BIT3;
DCOCTL |= BIT5 + BIT6 + BIT7;
// Enable interrupt
_enable_interrupt();
// Initial output voltage value
ADC10CTL0 |= ENC + ADC10SC;
__bis_SR_register(CPUOFF);
Vo_lpf = ADC10MEM;
Vo_lpf1 = ADC10MEM;
Vo_lpf2 = ADC10MEM;
// Set Timer_A
TACCR0 = 128;// Wait 6ns
TACCTL0 ^= CCIE;// Enable interrupts for CCR0.
TACTL = TASSEL_2 + MC_1 + TACLR;// SMCLK, up mode, clear timer
// Main loop
while(1){
// Measure of T_sample
P1OUT ^= LED2;
// Vo measure and LPF
ADC10CTL0 |= ENC + ADC10SC;
__bis_SR_register(CPUOFF);
Vo = ADC10MEM;
Vo_lpf = k1*Vo + k2*Vo_lpf1 − k3*Vo_lpf2;
Vo_lpf2 = Vo_lpf1;
Vo_lpf1 = Vo_lpf;
// Set Ton with saturation
Vo_ton = Vo_lpf;
if(Vo_lpf>Vo_max){
Vo_ton = Vo_max;
}
else if(Vo_lpf<Vo_min){
Vo_ton = Vo_min;
}
Ton = k_on/Vo_ton;
// PI control routine
E = V_ref−Vo_lpf;
P = Kp*E;
I = I + KiTs*E;
fsw = P + I;
// Set Tsw with saturation
if(fsw > fsw_max){
fsw = fsw_max;
}
else if(fsw < fsw_min){
fsw = fsw_min;
}
Tsw = fclk/fsw;
}
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}// Timer_A Interrupt Service Routines
#pragma vector = TIMERA0_VECTOR
__interrupt void CCR0_ISR(void) {
// Switch the LS−SW
P1OUT ^= LED0;
// Load Ton in the timer
if(S2 == 1){
TACCR0 = Ton;
S2 = 0;
}
// Load Tsw−Ton in the timer
// 388 is a fixed delay due to the uC operation
else{
TACCR0 = Tsw−Ton−388;
S2 = 1;
//step V_ref
//i = i+1;
//if(i == 100){ //wait
// V_ref = 472;// 70*k_adc
//}
}
// Return to active mode
__bic_SR_register_on_exit(CPUOFF);
}
// ADC10 interrupt service routine
#pragma vector=ADC10_VECTOR
__interrupt void ADC10_ISR (void)
{
// Return to active mode
__bic_SR_register_on_exit(CPUOFF);
}
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PLECS simulation models
This Section shows the PLECS closed-loop TI-buck model used for the simulations.
Subsystems are used for the sub-circuits, in order to simplify the analysis of the
converter.
The main schematic includes:
• the TI-buck converter;
• the micro-controller;
• scopes for the visualization of static and dynamic waveforms;
• tools for simulating the open-loop transfer function Vo(s)/Fsw(s);
• a load switch, for simulating the effects of load variation.
The model does not implement the start-up procedure of the converter, therefore
the output capacitance initial voltage is set to vo/2.
The subsystem "HS-SW control" implements the HS-SW behaviour, i.e. ZVS turn-
on and peak-current turn-off.
The subsystem "Micro Controller" implements the µC operation, i.e. the digital
low-pass filter, the PI controller and a pulse generator, which provides the LS-SW
with a proper gate signal.
85
Static waveforms
V: 250
R: 4
HS-SW
C: 3.3e-9
Tapped-inductor
LS-SW
R: 0.3
C: 50e-12
A
A
V
D1
D2
C: 10e-6
R: 213.33*2
V
Micro
Controller
V
o
V
o_lpf
f_sw
S2
O
pen loop f_sw
Load Switch
S_load
R: 213.33
HS-SW
control
V
S1
S1
I1 S2
R: 50
R: 0.3
Cf_sw
Perturbation
Fourier
Dynamic waveforms
++
Moving Average
F
igure
B
.1:T
I-buck
converter.T
his
circuit
im
plem
ents
the
closed-loop
T
I-buck
converter.
86
<=
reverse
biased
condition
VS1
3
zero
set
Fire Pulses
R
S Q
/Q S1
>=
peak
current
sense
I1
C
ip/1+N
reset
S2
Wait next
period
R
S Q
/Q
AND
Logical
Operator
mem0
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Appendix C
Complete schematics
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Figure C.1: Tapped-inductor buck converter.
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